Nellyw888
/

VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb

Reinforcement Learning

text-generation

text-generation-inference

Model card Files Files and versions Community

VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb / merges.txt

Nellyw888's picture

Training in progress, step 5

ca5bbd9 verified 4 months ago

history contribute delete

1.67 MB

File too large to display, you can check the raw version instead.