* [90] A. G. Yağlıkçı, J. S. Kim, F. Devaux, and O. Mutlu, “Security Analysis of the Silver Bullet Technique for RowHammer Prevention,” _arXiv preprint arXiv:2106.07084_ , 2021.
  * [91] M. J. Kim, J. Park, Y. Park, W. Doh, N. Kim, T. J. Ham, J. W. Lee, and J. H. Ahn, “Mithril: Cooperative Row Hammer Protection on Commodity DRAM Leveraging Managed Refresh,” in _HPCA_ , 2022.
  * [92] M. Taouil, C. Reinbrecht, S. Hamdioui, and J. Sepúlveda, “LightRoAD: Lightweight Rowhammer Attack Detector,” in _ISVLSI_ , 2021.
  * [93] F. Devaux and R. Ayrignac, “Method and Circuit for Protecting a DRAM Memory Device from the Row Hammer Effect,” Jan. 5 2021, US Patent 10,885,966.
  * [94] M. Marazzi, F. Solt, P. Jattke, K. Takashi, and K. Razavi, “REGA: Scalable Rowhammer Mitigation with Refresh-Generating Activations,” in _S &P_, 2023\.
  * [95] J. Woo, G. Saileshwar, and P. J. Nair, “Scalable and Secure Row-Swap: Efficient and Safe Row Hammer Mitigation in Memory Systems,” in _HPCA_ , 2023.
  * [96] M. Wi, J. Park, S. Ko, M. J. Kim, N. S. Kim, E. Lee, and J. H. Ahn, “SHADOW: Preventing Row Hammer in DRAM with Intra-Subarray Row Shuffling,” in _HPCA_ , 2023.
  * [97] W. Kim, C. Jung, S. Yoo, D. Hong, J. Hwang, J. Yoon, O. Jung, J. Choi, S. Hyun _et al._ , “A 1.1V 16Gb DDR5 DRAM with Probabilistic-Aggressor Tracking, a Refresh Management Function, Per-Row Hammer Tracking, a Multi-Step Precharge, and Core-Bias-Voltage Modulation for Security and Reliability Enhancement,” in _ISSCC_ , 2023.
  * [98] SoftMC Source Code, https://github.com/CMU-SAFARI/SoftMC.
  * [99] K. K. Chang, A. G. Yağlıkçı, S. Ghose, A. Agrawal, N. Chatterjee, A. Kashyap, D. Lee, M. O’Connor, H. Hassan, and O. Mutlu, “Understanding Reduced-Voltage Operation in Modern DRAM Devices: Experimental Characterization, Analysis, and Mechanisms,” in _SIGMETRICS_ , 2017.
  * [100] P. Frigo, E. Vannacci, H. Hassan, V. van der Veen, O. Mutlu, C. Giuffrida, H. Bos, and K. Razavi, “TRRespass: Exploiting the Many Sides of Target Row Refresh,” in _IEEE S &P_, 2020.
  * [101] F. Gao, G. Tziantzioulis, and D. Wentzlaff, “ComputeDRAM: In-Memory Compute using Off-the-Shelf DRAMs,” in _MICRO_ , 2019.
  * [102] J. S. Kim, M. Patel, H. Hassan, L. Orosa, and O. Mutlu, “D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers With Low Latency And High Throughput,” in _HPCA_ , 2019.
  * [103] H. Hassan, Y. C. Tugrul, J. S. Kim, V. Van der Veen, K. Razavi, and O. Mutlu, “Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHammer Patterns, and Implications,” in _MICRO_ , 2021.
  * [104] S. Ghose, A. G. Yağlıkçı, R. Gupta, D. Lee, K. Kudrolli, W. X. Liu, H. Hassan, K. K. Chang, N. Chatterjee, A. Agrawal, M. O’Connor, and O. Mutlu, “What Your DRAM Power Models Are Not Telling You: Lessons from a Detailed Experimental Study,” _SIGMETRICS_ , 2018.
  * [105] A. Olgun, M. Patel, A. G. Yağlıkçı, H. Luo, J. S. Kim, N. Bostancı, N. Vijaykumar, O. Ergin, and O. Mutlu, “QUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAM Chips,” in _ISCA_ , 2021.
  * [106] L. Orosa, Y. Wang, M. Sadrosadati, J. S. Kim, M. Patel, I. Puddu, H. Luo, K. Razavi, J. Gómez-Luna, H. Hassan, N. Mansouri-Ghiasi, S. Ghose, and O. Mutlu, “CODIC: A Low-Cost Substrate for Enabling Custom In-DRAM Functionalities and Optimizations,” _ISCA_ , 2021.
  * [107] B. Talukder, J. Kerns, B. Ray, T. Morris, and M. T. Rahman, “Exploiting DRAM Latency Variations for Generating True Random Numbers,” _ICCE_ , 2019.
  * [108] B. B. Talukder, B. Ray, D. Forte, and M. T. Rahman, “PreLatPUF: Exploiting DRAM Latency Variations For Generating Robust Device Signatures,” _IEEE Access_ , 2019.
  * [109] B. Talukder, B. Ray, M. Tehranipoor, D. Forte, and M. T. Rahman, “LDPUF: Exploiting DRAM Latency Variations to Generate Robust Device Signatures,” _arXiv preprint arXiv:1808.02584_ , 2018.
  * [110] B. B. Talukder, V. Menon, B. Ray, T. Neal, and M. T. Rahman, “Towards the Avoidance of Counterfeit Memory: Identifying the DRAM Origin,” in _HOST_ , 2020.
  * [111] M. K. Bepary, B. M. S. B. Talukder, and M. T. Rahman, “DRAM Retention Behavior with Accelerated Aging in Commercial Chips,” _Applied Sciences_ , 2022.
  * [112] M. Farmani, M. Tehranipoor, and F. Rahman, “RHAT: Efficient RowHammer-Aware Test for Modern DRAM Modules,” in _ETS_ , 2021.
  * [113] A. G. Yağlıkçı, A. Olgun, M. Patel, H. Luo, H. Hassan, L. Orosa, O. Ergin, and O. Mutlu, “HIRA: Hidden Row Activation for Reducing Refresh Latency of Off-the-Shelf DRAM Chips,” in _MICRO_ , 2022.
  * [114] F. Gao, G. Tziantzioulis, and D. Wentzlaff, “FracDRAM: Fractional Values in Off-the-Shelf DRAM,” in _MICRO_ , 2022.
  * [115] J. Lee, “Green Memory Solution,” Investor’s Forum, Samsung Electronics, 2014.
  * [116] Micron, “DDR4 SDRAM Datasheet,” 2016.
  * [117] U-TRR Source Code, https://github.com/CMU-SAFARI/U-TRR.
  * [118] JEDEC, “Low Power Double Data Rate 5 (LPDDR5) SDRAM Specification,” _JEDEC Standard JESD209–5A_ , 2020.
  * [119] P. Jattke, V. van der Veen, P. Frigo, S. Gunter, and K. Razavi, “Blacksmith: Scalable Rowhammering in the Frequency Domain,” in _S &P_, 2022.
  * [120] Self-Managing DRAM (SMD) Source Code, https://github.com/CMU-SAFARI/SelfManagingDRAM.
  * [121] H. Hassan, A. Olgun, A. G. Yağlıkçı, H. Luo, and O. Mutlu, “A Case for Self-Managing DRAM Chips: Improving Performance, Efficiency, Reliability, and Security via Autonomous in-DRAM Maintenance Operations,” _arXiv preprint arXiv:2207.13358_ , 2022.
  * [122] M. Patel, J. S. Kim, and O. Mutlu, “The Reach Profiler (REAPER): Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions,” in _ISCA_ , 2017.
  * [123] SAFARI Research Group, “CROW — GitHub Repository,” https://github.com/CMU-SAFARI/CROW.
  * [124] H. Hassan, M. Patel, J. S. Kim, A. G. Yağlıkçı, N. Vijaykumar, N. M. Ghiasi, S. Ghose, and O. Mutlu, “CROW: A Low-Cost Substrate for Improving DRAM Performance, Energy Efficiency, and Reliability,” in _ISCA_ , 2019.
  * [125] D. Lee, S. Ghose, G. Pekhimenko, S. Khan, and O. Mutlu, “Simultaneous Multi-Layer Access: Improving 3D-Stacked Memory Bandwidth at Low Cost,” in _TACO_ , 2016.
  * [126] D. Lee, S. Khan, L. Subramanian, S. Ghose, R. Ausavarungnirun, G. Pekhimenko, V. Seshadri, and O. Mutlu, “Design-Induced Latency Variation in Modern DRAM Chips: Characterization, Analysis, and Latency Reduction Mechanisms,” in _SIGMETRICS_ , 2017.
  * [127] D. Lee, L. Subramanian, R. Ausavarungnirun, J. Choi, and O. Mutlu, “Decoupled Direct Memory Access: Isolating CPU and IO Traffic by Leveraging a Dual-Data-Port DRAM,” in _PACT_ , 2015.
  * [128] V. Seshadri, Y. Kim, C. Fallin, D. Lee, R. Ausavarungnirun, G. Pekhimenko, Y. Luo, O. Mutlu, P. B. Gibbons, M. A. Kozuch, P. B. Gibbons, and T. C. Mowry, “RowClone: Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization,” in _MICRO_ , 2013.
  * [129] V. Seshadri, D. Lee, T. Mullins, H. Hassan, A. Boroumand, J. Kim, M. A. Kozuch, O. Mutlu, P. B. Gibbons, and T. C. Mowry, “Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology,” in _MICRO_ , 2017\.
  * [130] V. Seshadri, T. Mullins, A. Boroumand, O. Mutlu, P. B. Gibbons, M. A. Kozuch, and T. C. Mowry, “Gather-Scatter DRAM: In-DRAM Address Translation to Improve the Spatial Locality of Non-Unit Strided Accesses,” in _MICRO_ , 2015.
  * [131] V. Seshadri and O. Mutlu, “In-DRAM Bulk Bitwise Execution Engine,” _Advances in Computers_ , 2020.
  * [132] T. Zhang, K. Chen, C. Xu, G. Sun, T. Wang, and Y. Xie, “Half-DRAM: A High-Bandwidth and Low-Power DRAM Architecture from the Rethinking of Fine-Grained Activation,” in _ISCA_ , 2014.
  * [133] Y. Wang, L. Orosa, X. Peng, Y. Guo, S. Ghose, M. Patel, J. S. Kim, J. G. Luna, M. Sadrosadati, N. M. Ghiasi, and O. Mutlu, “FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching,” in _MICRO_ , 2020.
  * [134] L. Cojocar, J. Kim, M. Patel, L. Tsai, S. Saroiu, A. Wolman, and O. Mutlu, “Are We Susceptible to Rowhammer? An End-to-End Methodology for Cloud Providers,” in _IEEE S &P_, 2020.
  * [135] M. Patel, J. S. Kim, H. Hassan, and O. Mutlu, “Understanding and Modeling On-Die Error Correction in Modern DRAM: An Experimental Study Using Real Devices,” in _DSN_ , 2019.
  * [136] X. Zhang, Y. Zhang, B. R. Childers, and J. Yang, “Restore Truncation for Performance Improvement in Future DRAM Systems,” in _HPCA_ , 2016.
  * [137] J. S. Kim, M. Patel, H. Hassan, and O. Mutlu, “The DRAM Latency PUF: Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency-Reliability Tradeoff in Modern Commodity DRAM Devices,” in _HPCA_ , 2018.
  * [138] Y. Kim, W. Yang, and O. Mutlu, “Ramulator: A Fast and Extensible DRAM Simulator,” in _CAL_ , 2015.
  * [139] F. Bostancı, A. Olgun, L. Orosa, A. G. Yağlıkçı, J. S. Kim, H. Hassan, O. Ergin, and O. Mutlu, “DR-STRaNGe: End-to-End System Design for DRAM-based True Random Number Generators,” in _HPCA_ , 2022.
  * [140] N. Hajinazar, G. F. Oliveira, S. Gregorio, J. Ferreira, N. M. Ghiasi, M. Patel, M. Alser, S. Ghose, J. G. Luna, and O. Mutlu, “SIMDRAM: An End-to-End Framework for Bit-Serial SIMD Computing in DRAM,” _ASPLOS_ , 2021.
  * [141] M. Patel, J. Kim, T. Shahroodi, H. Hassan, and O. Mutlu, “Bit-Exact ECC Recovery (BEER): Determining DRAM On-Die ECC Functions by Exploiting DRAM Data Retention Characteristics,” in _MICRO_ , 2020.
  * [142] B. T. Davis, “Modern DRAM architectures,” Ph.D. dissertation, University of Michigan, 2001.
  * [143] S. Rixner, W. J. Dally, U. J. Kapasi, P. Mattson, and J. D. Owens, “Memory Access Scheduling,” in _ISCA_ , 2000.
  * [144] B. Keeth, R. J. Baker, B. Johnson, and F. Lin, _DRAM Circuit Design: Fundamental and High-Speed Topics_. John Wiley & Sons, 2007.
  * [145] K. Itoh, _VLSI Memory Chip Design_. Springer Science & Business Media, 2013, vol. 5.
  * [146] B. Jacob, S. Ng, and D. Wang, _Memory Systems: Cache, DRAM, Disk_. Morgan Kaufmann, 2010.
  * [147] S.-L. Gong, M. Rhu, J. Kim, J. Chung, and M. Erez, “Clean-ECC: High Reliability ECC for Adaptive Granularity Memory System,” in _MICRO_ , 2015\.
  * [148] S.-L. Gong, J. Kim, S. Lym, M. Sullivan, H. David, and M. Erez, “DUO: Exposing On-Chip Redundancy to Rank-Level ECC for High Reliability,” in _HPCA_ , 2018.
  * [149] M. K. Jeong, D. H. Yoon, D. Sunwoo, M. Sullivan, I. Lee, and M. Erez, “Balancing DRAM Locality and Parallelism in Shared Memory CMP Systems,” in _HPCA_ , 2012.
  * [150] M. K. Jeong, D. H. Yoon, and M. Erez, “DrSim: A Platform for Flexible DRAM System Research,” http://lph.ece.utexas.edu/public/DrSim, 2012.
  * [151] J. Kim, M. Sullivan, and M. Erez, “Bamboo ECC: Strong, Safe, and Flexible Codes For Reliable Computer Memory,” in _HPCA_ , 2015.
  * [152] J. Kim, M. Sullivan, S.-L. Gong, and M. Erez, “Frugal ECC: Efficient And Versatile Memory Error Protection Through Fine-Grained Compression,” in _SC_ , 2015.
  * [153] J. Kim, M. Sullivan, S. Lym, and M. Erez, “All-Inclusive ECC: Thorough End-to-End Protection for Reliable Computer Memory,” in _ISCA_ , 2016.
  * [154] D. W. Kim and M. Erez, “RelaxFault Memory Repair,” in _ISCA_ , 2016.
  * [155] D. H. Yoon and M. Erez, “Virtualized and Flexible ECC for Main Memory,” in _ASPLOS_ , 2010.
  * [156] P. J. Nair, D.-H. Kim, and M. K. Qureshi, “ArchShield: Architectural Framework for Assisting DRAM Scaling by Tolerating High Error Rates,” in _ISCA_ , 2013.
  * [157] P. J. Nair, V. Sridharan, and M. K. Qureshi, “XED: Exposing On-Die Error Detection Information for Strong Memory Reliability,” in _ISCA_ , 2016.
  * [158] G. Saileshwar, B. Wang, M. Qureshi, and P. J. Nair, “Randomized Row-Swap: Mitigating Row Hammer by Breaking Spatial Correlation between Aggressor and Victim Rows,” in _ASPLOS_ , 2022.
  * [159] K. Chandrasekar, S. Goossens, C. Weis, M. Koedam, B. Akesson, N. Wehn, and K. Goossens, “Exploiting Expendable Process-Margins in DRAMs for Run-Time Performance Optimization,” in _DATE_ , 2014.
  * [160] M. Jung, C. Weis, N. Wehn, M. Sadri, and L. Benini, “Optimized Active and Power-Down Mode Refresh Control in 3D-DRAMs,” in _VLSI-SoC_ , 2014.
  * [161] M. Jung, C. Weis, and N. Wehn, “DRAMSys: A Flexible DRAM Subsystem Design Space Exploration Framework,” _T-SLDM_ , 2015.
  * [162] M. Jung, É. Zulian, D. M. Mathew, M. Herrmann, C. Brugger, C. Weis, and N. Wehn, “Omitting Refresh: A Case Study for Commodity and Wide I/O DRAMs,” in _MEMSYS_ , 2015.
  * [163] M. Jung, C. C. Rheinländer, C. Weis, and N. Wehn, “Reverse Engineering of DRAMs: Row Hammer with Crosshair,” in _MEMSYS_ , 2016.
  * [164] M. Jung, D. M. Mathew, C. C. Rheinländer, C. Weis, and N. Wehn, “A Platform to Analyze DDR3 DRAM’s Power and Retention Time,” _IEEE Design & Test_, 2017.
  * [165] K. Kraft, C. Sudarshan, D. M. Mathew, C. Weis, N. Wehn, and M. Jung, “Improving the Error Behavior of DRAM by Exploiting its Z-Channel Property,” in _DATE_ , 2018.
  * [166] C. Weis, M. Jung, P. Ehses, C. Santos, P. Vivet, S. Goossens, M. Koedam, and N. Wehn, “Retention Time Measurements and Modelling of Bit Error Rates of Wide I/O DRAM in MPSoCs,” in _DATE_ , 2015.
  * [167] C. Weis, A. Mutaal, O. Naji, M. Jung, A. Hansson, and N. Wehn, “DRAMSpec: A High-Level DRAM Timing, Power and Area Exploration Tool,” _IJPP_ , 2017\.
  * [168] K. Chandrasekar, C. Weis, Y. Li, S. Goossens, M. Jung, O. Naji, B. Akesson, N. Wehn, and K. Goossens, “DRAMPower: Open-Source DRAM Power & Energy Estimation Tool,” http://www.drampower.info.
  * [169] E. Ipek, O. Mutlu, J. F. Martínez, and R. Caruana, “Self-Optimizing Memory Controllers: A Reinforcement Learning Approach,” in _ISCA_ , 2008\.
  * [170] Y. Kim, D. Han, O. Mutlu, and M. Harchol-Balter, “ATLAS: A Scalable and High-Performance Scheduling Algorithm for Multiple Memory Controllers,” in _HPCA_ , 2010.
  * [171] Y. Kim, M. Papamichael, O. Mutlu, and M. Harchol-Balter, “Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior,” in _MICRO_ , 2010.
  * [172] O. Mutlu and T. Moscibroda, “Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors,” in _MICRO_ , 2007.
  * [173] O. Mutlu and T. Moscibroda, “Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems,” in _ISCA_ , 2008\.
  * [174] L. Subramanian, D. Lee, V. Seshadri, H. Rastogi, and O. Mutlu, “BLISS: Balancing Performance, Fairness and Complexity in Memory Access Scheduling,” in _TPDS_ , 2016.
  * [175] JEDEC, “Graphics Double Data Rate (GDDR6) SGRAM Standard,” _JEDEC Standard JESD250C_ , 2021.
  * [176] X. Zhang, Y. Zhang, B. R. Childers, and J. Yang, “Exploiting DRAM Restore Time Variations In Deep Sub-Micron Scaling,” in _DATE_ , 2015.
  * [177] JEDEC, “Low Power Double Data Rate 4 (LPDDR4) SDRAM Specification,” _JEDEC Standard JESD209–4B_ , 2014.
  * [178] K. K. Chang, “Understanding and Improving Latency of DRAM-Based Memory Systems,” Ph.D. dissertation, Carnegie Mellon University, 2017.
  * [179] J. Choi, W. Shin, J. Jang, J. Suh, Y. Kwon, Y. Moon, and L.-S. Kim, “Multiple Clone Row DRAM: A Low Latency and Area Optimized DRAM,” in _ISCA_ , 2015\.
  * [180] J. L. Hennessy and D. A. Patterson, _Computer Architecture: A Quantitative Approach_. Elsevier, 2011\.
  * [181] K. Nguyen, K. Lyu, X. Meng, V. Sridharan, and X. Jian, “Nonblocking Memory Refresh,” in _ISCA_ , 2018.
  * [182] W. Shin, J. Yang, J. Choi, and L.-S. Kim, “NUAT: A Non-Uniform Access Time Memory Controller,” in _HPCA_ , 2014.
  * [183] Y. Wang, A. Tavakkol, L. Orosa, S. Ghose, N. M. Ghiasi, M. Patel, J. S. Kim, H. Hassan, M. Sadrosadati, and O. Mutlu, “Reducing DRAM Latency Via Charge-Level-Aware Look-Ahead Partial Restoration,” in _MICRO_ , 2018.
  * [184] J. S. Kim, M. Patel, H. Hassan, and O. Mutlu, “Solar-DRAM: Reducing DRAM Access Latency by Exploiting the Variation in Local Bitlines,” in _ICCD_ , 2018.
  * [185] H. Hidaka, Y. Matsuda, M. Asakura, and K. Fujishima, “The Cache DRAM Architecture: A DRAM with an on-Chip Cache Memory,” _MICRO_ , 1990.
  * [186] N. D. Gulur, R. Manikantan, M. Mehendale, and R. Govindarajan, “Multiple Sub-Row Buffers in DRAM: Unlocking Performance and Energy Improvement Opportunities,” in _ICS_ , 2012.
  * [187] R. Takemura, K. Itoh, T. Sekiguchi, S. Akiyama, S. Hanzawa, K. Kajigaya, and T. Kawahara, “Long-Retention-Time, High-Speed DRAM Array with 12-F 2 Twin Cell for Sub 1-V Operation,” _TOE_ , 2007.
  * [188] Micron Technology, Inc., “x64 Mobile LPDDR4 SDRAM Datasheet,” https://prod.micron.com/~/media/documents/products/data-sheet/dram/mobile-dram/low-power-dram/lpddr4/272b_z9am_qdp_mobile_lpddr4.pdf.
  * [189] C. Isen and L. John, “ESKIMO: Energy Savings Using Semantic Knowledge of Inconsequential Memory Occupancy for DRAM Subsystem,” in _MICRO_ , 2009\.
  * [190] J. Kim and M. C. Papaefthymiou, “Block-Based Multiperiod Dynamic Memory Design for Low Data-Retention Power,” in _TVLSI_ , 2003.
  * [191] R. K. Venkatesan, S. Herr, and E. Rotenberg, “Retention-Aware Placement in DRAM (RAPID): Software Methods for Quasi-Non-Volatile DRAM,” in _HPCA_ , 2006.
  * [192] Y. Riho and K. Nakazato, “Partial Access Mode: New Method for Reducing Power Consumption of Dynamic Random Access Memory,” _TVLSI_ , 2014.
  * [193] K. Patel, L. Benini, E. Macii, and M. Poncino, “Energy-Efficient Value-Based Selective Refresh for Embedded DRAMs,” in _PATMOS_ , 2005.
  * [194] K. Kim and J. Lee, “A New Investigation of Data Retention Time in Truly Nanoscaled DRAMs,” in _EDL_ , 2009.
  * [195] Y. Kim, “Architectural Techniques to Enhance DRAM Scaling,” Ph.D. dissertation, Carnegie Mellon University, 2015.
  * [196] J. Meza, Q. Wu, S. Kumar, and O. Mutlu, “Revisiting Memory Errors in Large-Scale Production Data Centers: Analysis and Modeling of New Trends from the Field,” in _DSN_ , 2015.
  * [197] B. Schroeder, E. Pinheiro, and W.-D. Weber, “DRAM Errors in the Wild: a Large-Scale Field Study,” in _SIGMETRICS_ , 2009.
  * [198] V. Sridharan, N. DeBardeleben, S. Blanchard, K. B. Ferreira, J. Stearley, J. Shalf, and S. Gurumurthi, “Memory Errors in Modern Systems: The Good, the Bad, and the Ugly,” in _ASPLOS_ , 2015.
  * [199] V. Sridharan and D. Liberty, “A Study of DRAM Failures in the Field,” in _SC_ , 2012.
  * [200] C. Weis, M. Jung, O. Naji, C. Santos, P. Vivet, and A. Hansson, “Thermal Aspects and High-Level Explorations of 3D Stacked DRAMs,” in _ISVLSI_ , 2015\.
  * [201] C. H. Lin, D.-Y. Shen, Y.-J. Chen, C.-L. Yang, and M. Wang, “SECRET: Selective Error Correction for Refresh Energy Reduction in DRAMs,” in _ICCD_ , 2012.
  * [202] T. Ohsawa, K. Kai, and K. Murakami, “Optimizing the DRAM Refresh Count for Merged DRAM/logic LSIs,” in _ISLPED_ , 1998.
  * [203] J. Wang, X. Dong, and Y. Xie, “ProactiveDRAM: A DRAM-Initiated Retention Management Scheme,” in _ICCD_ , 2014.
  * [204] S. Sutar, A. Raha, and V. Raghunathan, “D-PUF: An Intrinsically Reconfigurable DRAM PUF for Device Authentication in Embedded Systems,” in _CASES_ , 2016.
  * [205] F. Tehranipoor, N. Karimian, W. Yan, and J. A. Chandy, “Investigation of DRAM PUFs Reliability Under Device Accelerated Aging Effects,” in _ISCAS_ , 2017\.
  * [206] S. Sutar, A. Raha, D. Kulkarni, R. Shorey, J. Tew, and V. Raghunathan, “D-PUF: An Intrinsically Reconfigurable DRAM PUF for Device Authentication and Random Number Generation,” _TECS_ , 2018.
  * [207] F. Tehranipoor, W. Yan, and J. A. Chandy, “Robust Hardware True Random Number Generators using DRAM Remanence Effects,” in _HOST_ , 2016.
  * [208] A. Olgun, J. G. Luna, K. Kanellopoulos, B. Salami, H. Hassan, O. Ergin, and O. Mutlu, “PiDRAM: A Holistic End-to-end FPGA-based Framework for Processing-in-DRAM,” _TACO_ , 2022.
  * [209] M. Patel, G. F. de Oliveira, and O. Mutlu, “HARP: Practically and Effectively Identifying Uncorrectable Errors in Memory Chips That Use On-Die Error-Correcting Codes,” in _MICRO_ , 2021.
  * [210] L. Mukhanov, D. S. Nikolopoulos, and G. Karakonstantis, “DStress: Automatic Synthesis of DRAM Reliability Stress Viruses using Genetic Algorithms,” in _MICRO_ , 2020.
  * [211] A. Bacchini, M. Rovatti, G. Furano, and M. Ottavi, “Characterization of Data Retention Faults in DRAM Devices,” in _DFT_ , 2014.
  * [212] P. J. Restle, J. Park, and B. F. Lloyd, “DRAM Variable Retention Time,” in _IEDM_ , 1992.
  * [213] C. G. Shirley and W. R. Daasch, “Copula Models of Correlation: A DRAM Case Study,” in _TC_ , 2014.
  * [214] H. Kim, B. Oh, Y. Son, K. Kim, S.-Y. Cha, J.-G. Jeong, S.-J. Hong, and H. Shin, “Characterization of the Variable Retention Time in Dynamic Random Access Memory,” _TED_ , 2011.
  * [215] H. Kim, B. Oh, Y. Son, K. Kim, S.-Y. Cha, J.-G. Jeong, S.-J. Hong, and H. Shin, “Study of Trap Models Related to the Variable Retention Time Phenomenon in DRAM,” _TED_ , 2011.
  * [216] N. Kumar, “Detection of Variable Retention Time in DRAM,” Master’s thesis, Portland State University, Portland, Oregon, 2014.
  * [217] Y. Mori, K. Ohyu, K. Okonogi, and R. i. Yamada, “The Origin of Variable Retention Time in DRAM,” in _IEDM_ , 2005.
  * [218] K. Ohyu, T. Umeda, K. Okonogi, S. Tsukada, M. Hidaka, S. Fujieda, and Y. Mochizuki, “Quantitative Identification for the Physical Origin of Variable Retention Time: A Vacancy-Oxygen Complex Defect Model,” in _IEDM_ , 2006.
  * [219] Micron Technology Inc., “ECC Brings Reliability and Power Efficiency to Mobile Devices,” Micron Technology Inc., Tech. Rep., 2017.
  * [220] S. Cha, O. Seongil, H. Shin, S. Hwang, K. Park, S. J. Jang, J. S. Choi, G. Y. Jin, Y. H. Son, H. Cho, J. H. Ahn, and N. S. Kim, “Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices,” in _HPCA_ , 2017.
  * [221] R. Sharifi and Z. Navabi, “Online Profiling for Cluster-Specific Variable Rate Refreshing in High-Density DRAM Systems,” in _ETS_ , 2017.
  * [222] L. Borucki, G. Schindlbeck, and C. Slayman, “Comparison of Accelerated DRAM Soft Error Rates Measured at Component and System Level,” in _IEEE IRPS_ , 2008.
  * [223] T. C. May and M. H. Woods, “Alpha-Particle-Induced Soft Errors in Dynamic Memories,” _TED_ , 1979.
  * [224] C. Guenzer, E. Wolicki, and R. Allas, “Single Event Upset of Dynamic RAMs by Neutrons and Protons,” _IEEE Transactions on Nuclear Science_ , 1979.
  * [225] J. F. Ziegler, “Terrestrial Cosmic Rays,” _IBM Journal of Research and Development_ , 1996.
  * [226] A. A. Hwang, I. A. Stefanovici, and B. Schroeder, “Cosmic Rays Don’t Strike Twice: Understanding the Nature of DRAM Errors and the Implications for System Design,” in _SIGPLAN Notices_ , 2012.
  * [227] T. Hamamoto, S. Sugiura, and S. Sawada, “On the Retention Time Distribution of Dynamic Random Access Memory (DRAM),” in _TED_ , 1998.
  * [228] C.-S. Hou, J.-F. Li, C.-Y. Lo, D.-M. Kwai, Y.-F. Chou, and C.-W. Wu, “An FPGA-Based Test Platform for Analyzing Data Retention Time Distribution of DRAMs,” in _VLSI-DAT_ , 2013.
  * [229] W. Kong, P. C. Parries, G. Wang, and S. S. Iyer, “Analysis of Retention Time Distribution of Embedded DRAM-A New Method to Characterize Across-Chip Threshold Voltage Variation,” in _ITC_ , 2008.
  * [230] I. Kim, S. Cho, D. Im, E. Cho, D. Kim, G. Oh, D. Ahn, S. Park, S. Nam, J. Moon _et al._ , “High Performance PRAM Cell Scalable to Sub-20nm Technology with Below 4F2 Cell Size, Extendable to DRAM Applications,” in _VLSIT_ , 2010.
  * [231] J. A. Halderman, S. D. Schoen, N. Heninger, W. Clarkson, W. Paul, J. A. Calandrino, A. J. Feldman, J. Appelbaum, and E. W. Felten, “Lest We Remember: Cold-Boot Attacks on Encryption Keys,” _USENIX Security_ , 2008\.
  * [232] D.-H. Kim and L. S. Milor, “ECC-ASPIRIN: An ECC-Assisted Post-Package Repair Scheme for Aging Errors in DRAMs,” in _VTS_ , 2016.
  * [233] M. Seaborn and T. Dullien, “Exploiting the DRAM RowHammer Bug to Gain Kernel Privileges,” _Black Hat_ , 2015.
  * [234] M. Seaborn and T. Dullien, “Exploiting the DRAM Rowhammer Bug to Gain Kernel Privileges,” http://googleprojectzero.blogspot.com.tr/2015/03/exploiting-dram-rowhammer-bug-to-gain.html, 2015\.
  * [235] V. Van Der Veen, Y. Fratantonio, M. Lindorfer, D. Gruss, C. Maurice, G. Vigna, H. Bos, K. Razavi, and C. Giuffrida, “Drammer: Deterministic Rowhammer Attacks on Mobile Platforms,” _CCS_ , 2016.
  * [236] D. Gruss, C. Maurice, and S. Mangard, “Rowhammer.js: A Remote Software-Induced Fault Attack in Javascript,” in _DIMVA_ , 2016.
  * [237] R. Qiao and M. Seaborn, “A New Approach for Rowhammer Attacks,” in _HOST_ , 2016.
  * [238] A. Kwong, D. Genkin, D. Gruss, and Y. Yarom, “RAMBleed: Reading Bits in Memory Without Accessing Them,” in _S &P_, 2020.
  * [239] P. Pessl, D. Gruss, C. Maurice, M. Schwarz, and S. Mangard, “DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks,” in _USENIX Security_ , 2016.
  * [240] S. Bhattacharya and D. Mukhopadhyay, “Curious Case of RowHammer: Flipping Secret Exponent Bits using Timing Analysis,” in _CHES_ , 2016.
  * [241] Y. Jang, J. Lee, S. Lee, and T. Kim, “SGX-Bomb: Locking Down the Processor via Rowhammer Attack,” in _SysTEX_ , 2017.
  * [242] Z. Zhang, Y. Cheng, D. Liu, S. Nepal, Z. Wang, and Y. Yarom, “PThammer: Cross-User-Kernel-Boundary Rowhammer through Implicit Accesses,” in _MICRO_ , 2020.
  * [243] Z. Weissman, T. Tiemann, D. Moghimi, E. Custodio, T. Eisenbarth, and B. Sunar, “JackHammer: Efficient Rowhammer on Heterogeneous FPGA–CPU Platforms,” arXiv:1912.11523 [cs.CR], 2020.
  * [244] S. Ji, Y. Ko, S. Oh, and J. Kim, “Pinpoint Rowhammer: Suppressing Unwanted Bit Flips on Rowhammer Attacks,” in _ASIACCS_ , 2019.
  * [245] D. Gruss, M. Lipp, M. Schwarz, D. Genkin, J. Juffinger, S. O’Connell, W. Schoechl, and Y. Yarom, “Another Flip in the Wall of Rowhammer Defenses,” in _IEEE S &P_, 2018.
  * [246] E. Bosman, K. Razavi, H. Bos, and C. Giuffrida, “Dedup Est Machina: Memory Deduplication as an Advanced Exploitation Vector,” 2016.
  * [247] F. de Ridder, P. Frigo, E. Vannacci, H. Bos, C. Giuffrida, and K. Razavi, “SMASH: Synchronized Many-sided Rowhammer Attacks from JavaScript,” in _USENIX Security_ , 2021.
  * [248] P. Frigo, C. Giuffrida, H. Bos, and K. Razavi, “Grand Pwning Unit: Accelerating Microarchitectural Attacks with the GPU,” _IEEE S &P_, 2018\.
  * [249] K. Razavi, B. Gras, E. Bosman, B. Preneel, C. Giuffrida, and H. Bos, “Flip Feng Shui: Hammering a Needle in the Software Stack,” in _USENIX Sec._ , 2016.
  * [250] Y. Xiao, X. Zhang, Y. Zhang, and M. Teodorescu, “One Bit Flips, One Cloud Flops: Cross-VM Row Hammer Attacks and Privilege Escalation,” in _USENIX Sec._ , 2016.
  * [251] A. Tatar, C. Giuffrida, H. Bos, and K. Razavi, “Defeating Software Mitigations Against Rowhammer: A Surgical Precision Hammer,” in _RAID_ , 2018.
  * [252] M. Lipp, M. T. Aga, M. Schwarz, D. Gruss, C. Maurice, L. Raab, and L. Lamster, “Nethammer: Inducing Rowhammer Faults Through Network Requests,” _arXiv_ , 2018.
  * [253] F. Yao, A. S. Rakin, and D. Fan, “Deephammer: Depleting the Intelligence of Deep Neural Networks Through Targeted Chain of Bit Flips,” in _USENIX Security_ , 2020.
  * [254] S. Hong, P. Frigo, Y. Kaya, C. Giuffrida, and T. Dumitraş, “Terminal Brain Damage: Exposing the Graceless Degradation in Deep Neural Networks under Hardware Fault Attacks,” in _USENIX Security_ , 2019.
  * [255] T. Fridley and O. Santos, “Mitigations Available for the DRAM Row Hammer Vulnerability,” http://blogs.cisco.com/security/mitigations-available-for-the-dram-row-hammer-vulnerability, 2015\.
  * [256] Lenovo Group Ltd., “Row Hammer Privilege Escalation,” https://support.lenovo.com/us/en/productsecurity/rowhammer, March 2015\.
  * [257] Hewlett-Packard Enterprise, “HP Moonshot Component Pack Version 2015.05.0,” 2015.
  * [258] M. Marazzi, P. Jattke, S. Flavien, and K. Razavi, “PROTRR: Principled yet Optimal In-DRAM Target Row Refresh,” in _S &P_, 2022.
  * [259] M. Qureshi, A. Rohan, G. Saileshwar, and P. J. Nair, “Hydra: Enabling Low-Overhead Mitigation of Row-Hammer at Ultra-Low Thresholds via Hybrid Tracking,” in _ISCA_ , 2022.
  * [260] P. Mosalikanti, C. Mozak, and N. Kurd, “High Performance DDR Architecture in Intel Core Processors Using 32nm CMOS High-K Metal-Gate Process,” in _VLSI-DAT_ , 2011.
  * [261] S. F. Yitbarek, M. T. Aga, R. Das, and T. Austin, “Cold Boot Attacks are Still Hot: Security Analysis of Memory Scramblers in Modern Processors,” in _HPCA_ , 2017.
  * [262] M. Gruhn and T. Müller, “On the Practicability of Cold Boot Attacks,” in _ARES_ , 2013.
  * [263] J. Bauer, M. Gruhn, and F. C. Freiling, “Lest We Forget: Cold-Boot Attacks on Scrambled DDR3 Memory,” _Digital Investigation_ , 2016.
  * [264] P. Simmons, “Security Through Amnesia: A Software-Based Solution to the Cold Boot Attack on Disk Encryption,” in _ACSAC_ , 2011.
  * [265] T. Müller, F. C. Freiling, and A. Dewald, “TRESOR Runs Encryption Securely Outside RAM,” in _USENIX Security_ , 2011.
  * [266] M. Henson and S. Taylor, “Memory Encryption: A Survey of Existing Techniques,” _CSUR_ , 2014.
  * [267] J. Yang, L. Gao, and Y. Zhang, “Improving Memory Encryption Performance in Secure Processors,” _IEEE TC_ , 2005.
  * [268] H. Seol, M. Kim, Y. Kim, T. Kim, and L.-S. Kim, “Amnesiac DRAM: A Proactive Defense Mechanism Against Cold Boot Attacks,” _IEEE Trans. on Comp._ , 2019\.
  * [269] K. Kim, “Technology for sub-50nm DRAM and NAND Flash Manufacturing,” ser. IEDM, 2005.
  * [270] W. Mueller, G. Aichmayr, W. Bergner, E. Erben, T. Hecht, C. Kapteyn, A. Kersch, S. Kudelka, F. Lau, J. Luetzen _et al._ , “Challenges for the DRAM Cell Scaling to 40nm,” in _IEDM_ , 2005.
  * [271] Y. Nakagome, M. Aoki, S. Ikenaga, M. Horiguchi, S. Kimura, Y. Kawamoto, and K. Itoh, “The Impact of Data-Line Interference Noise on DRAM Scaling,” in _JSSC_ , 1988.
  * [272] V. Sridharan, J. Stearley, N. DeBardeleben, S. Blanchard, and S. Gurumurthi, “Feng Shui of Supercomputer Memory: Positional Effects in DRAM and SRAM Faults,” in _SC_ , 2013.
  * [273] S. Nassif, “Delay Variability: Sources, Impacts and Trends,” in _ISSCC_ , 2000.
  * [274] G. Srinivasan, P. Murley, and H. Tang, “Accurate, Predictive Modeling of Soft Error Rate due to Cosmic Rays and Chip Alpha Radiation,” in _IRPS_ , 1994\.
  * [275] P. Hazucha and C. Svensson, “Impact of CMOS Technology Scaling on the Atmospheric Neutron Soft Error Rate,” _TNS_ , 2000.
  * [276] M. J. Lee and K. W. Park, “A Mechanism for Dependence of Refresh Time on Data Pattern in DRAM,” in _EDL_ , 2010.
  * [277] H. Hidaka, K. Fujishima, Y. Matsuda, M. Asakura, and T. Yoshihara, “Twisted Bit-Line Architectures for Multi-Megabit DRAMs,” _JSSC_ , 1989.
  * [278] Advantest, “V6000 Memory Platform,” https://www.advantest.com/products/ic-test-systems/v6000-memory.
  * [279] Nickel Electronics, “DRAM Memory Testing,” https://www.nickelelectronics.com/memory-testing/.
  * [280] Teradyne, “Magnum Memory Test System,” http://www.teradyne.com/products/semiconductor-test/magnum.
  * [281] FuturePlus, “FS2800 DDR Detective,” http://www.futureplus.com/DDR-Detective-Standalone/summary-2800.html.
  * [282] H. Yang, S.-H. Kuo, T.-H. Huang, C.-H. Chen, C. Lin, and M. C.-T. Chao, “Random Pattern Generation for Post-Silicon Validation of DDR3 SDRAM,” in _VTS_ , 2015.
  * [283] J. Huang, C.-K. Ong, K.-T. Cheng, and C.-W. Wu, “An FPGA-Based Re-Configurable Functional Tester for Memory Chips,” in _ATS_ , 2000.
  * [284] D. Keezer, T. Chen, T. Moon, D. Stonecypher, A. Chatterjee, H. Choi, S. Kim, and H. Yoo, “An FPGA-Based ATE Extension Module for Low-Cost Multi-GHz Memory Test,” in _ETS_ , 2015.
  * [285] M. N. Bojnordi and E. Ipek, “PARDIS: A Programmable Memory Controller for the DDRx Interfacing Standards,” in _ISCA_ , 2012.
  * [286] Y. You and J. Hayes, “A Self-Testing Dynamic RAM Chip,” _TED_ , 1985.
  * [287] B. Querbach, R. Khanna, D. Blankenbeckler, Y. Zhang, R. T. Anderson, D. G. Ellis, Z. T. Schoenborn, S. Deyati, and P. Chiang, “A Reusable BIST with Software Assisted Repair Technology for Improved Memory and IO Debug, Validation and Test Time,” in _ITC_ , 2014.
  * [288] B. Querbach, R. Khanna, S. Puligundla, D. Blankenbeckler, J. Crop, and P. Chiang, “Architecture of a Reusable BIST Engine for Detection and Auto Correction of Memory Failures and for IO Debug, Validation, Link Training, and Power Optimization on 14nm SOC,” _IEEE D &T_, 2016.
  * [289] P. Bernardi, M. Grosso, M. S. Reorda, and Y. Zhang, “A Programmable BIST for DRAM Testing and Diagnosis,” in _ITC_ , 2010.
  * [290] C. Yang, J.-F. Li, Y.-C. Yu, K.-T. Wu, C.-Y. Lo, C.-H. Chen, J.-S. Lai, D.-M. Kwai, and Y.-F. Chou, “A Hybrid Built-In Self-Test Scheme for DRAMs,” in _VLSI-DAT_ , 2015.
  * [291] M. Jacobsen, D. Richmond, M. Hogains, and R. Kastner, “RIFFA 2.1: A Reusable Integration Framework for FPGA Accelerators,” _TRETS_ , 2015\.
  * [292] H. David, C. Fallin, E. Gorbatov, U. R. Hanebutte, and O. Mutlu, “Memory Power Management via Dynamic Voltage/Frequency Scaling,” in _ICAC_ , 2011\.
  * [293] Xilinx, _ML605 Hardware User Guide_ , Oct. 2012.
  * [294] Xilinx, “Virtex-6 FPGA Integrated Block for PCI Express,” http://www.xilinx.com/support/documentation/user_guides/v6_pcie_ug517.pdf.
  * [295] Xilinx, “Virtex-6 FPGA Memory Interface Solutions,” http://www.xilinx.com/support/documentation/ip_documentation/mig/v3_92/ug406.pdf.
  * [296] S. Tomishima, Personal Communication, Dec. 2016.
  * [297] M. J. Koop, W. Huang, K. Gopalakrishnan, and D. K. Panda, “Performance Analysis and Evaluation of PCIe 2.0 and Quad-Data Rate Infiniband,” in _HOTI_ , 2008.
  * [298] R. Bittner, E. Ruf, and A. Forin, “Direct GPU/FPGA Communication via PCI Express,” _Cluster Computing_ , 2014.
  * [299] E. Kadric, N. Manjikian, and Z. Zilic, “An FPGA Implementation for a High-Speed Optical Link with a PCIe Interface,” in _SoC_ , 2012.
  * [300] “Ramulator Source Code,” https://github.com/CMU-SAFARI/ramulator.
  * [301] Xilinx, _VC709 FPGA User Guide_ , Aug. 2016.
  * [302] Y. Luo, S. Govindan, B. Sharma, M. Santaniello, J. Meza, A. Kansal, J. Liu, B. Khessib, K. Vaid, and O. Mutlu, “Characterizing Application Memory Error Vulnerability to Optimize Datacenter Cost via Heterogeneous-Reliability Memory,” in _DSN_ , 2014.
  * [303] S. Raoux, G. Burr, M. Breitwisch, C. Rettner, Y. Chen, R. Shelby, M. Salinga, D. Krebs, S.-H. Chen, H. Lung, and C. Lam, “Phase-Change Random Access Memory: A Scalable Technology,” _IBM JRD_ , 2008.
  * [304] B. C. Lee, P. Zhou, J. Yang, Y. Zhang, B. Zhao, E. Ipek, O. Mutlu, and D. Burger, “Phase-Change Technology and the Future of Main Memory,” _IEEE Micro_ , 2010.
  * [305] B. C. Lee, E. Ipek, O. Mutlu, and D. Burger, “Architecting Phase Change Memory as a Scalable DRAM Alternative,” in _ISCA_ , 2009.
  * [306] T. Kawahara, R. Takemura, K. Miura, J. Hayakawa, S. Ikeda, Y. M. Lee, R. Sasaki, Y. Goto, K. Ito, T. Meguro, F. Matsukura, H. Takahashi, H. Matsuoka, and H. Ohno, “2 Mb SPRAM (SPin-Transfer Torque RAM) with Bit-by-Bit Bi-Directional Current Write and Parallelizing-Direction Current Read,” _JSSC_ , 2008.
  * [307] E. Kültürsay, M. Kandemir, A. Sivasubramaniam, and O. Mutlu, “Evaluating STT-RAM as an Energy-Efficient Main Memory Alternative,” in _ISPASS_ , 2013.
  * [308] H. Akinaga and H. Shima, “Resistive Random Access Memory (ReRAM) Based on Metal Oxides,” _Proc. IEEE_ , 2010.
  * [309] H.-S. P. Wong, H.-Y. Lee, S. Yu, Y.-S. Chen, Y. Wu, P.-S. Chen, B. Lee, F. T. Chen, and M.-J. Tsai, “Metal–Oxide RRAM,” _Proc. IEEE_ , 2012.
  * [310] Micron, “3D XPoint Memory,” http://www.micron.com/about/innovations/3d-xpoint-technology, 2016.
  * [311] Everspin Technologies, “16Mb MRAM MR4A16B.”
  * [312] L. Subramanian, D. Lee, V. Seshadri, H. Rastogi, and O. Mutlu, “The Blacklisting Memory Scheduler: Achieving High Performance And Fairness At Low Cost,” in _ICCD_ , 2014.
  * [313] S. P. Muralidhara, L. Subramanian, O. Mutlu, M. Kandemir, and T. Moscibroda, “Reducing Memory Interference in Multicore Systems via Application-Aware Memory Channel Partitioning,” in _MICRO_ , 2011.
  * [314] E. Ebrahimi, R. Miftakhutdinov, C. Fallin, C. J. Lee, J. A. Joao, O. Mutlu, and Y. N. Patt, “Parallel Application Memory Scheduling,” in _MICRO_ , 2011\.
  * [315] Q. Deng, D. Meisner, L. Ramos, T. F. Wenisch, and R. Bianchini, “MemScale: Active Low-Power Modes for Main Memory,” in _ASPLOS_ , 2011.
  * [316] Y. Cai, E. F. Haratsch, M. McCartney, and K. Mai, “FPGA-Based Solid-State Drive Prototyping Platform,” in _FCCM_ , 2011.
  * [317] Y. Luo, S. Ghose, Y. Cai, E. F. Haratsch, and O. Mutlu, “Enabling Accurate and Practical Online Flash Channel Modeling for Modern MLC NAND Flash Memory,” in _JSAC_ , 2016.
  * [318] Y. Cai, Y. Luo, S. Ghose, and O. Mutlu, “Read Disturb Errors in MLC NAND Flash Memory: Characterization, Mitigation, and Recovery,” in _DSN_ , 2015\.
  * [319] Y. Luo, Y. Cai, S. Ghose, J. Choi, and O. Mutlu, “WARM: Improving NAND Flash Memory Lifetime with Write-Hotness Aware Retention Management,” in _MSST_ , 2015.
  * [320] Y. Cai, Y. Luo, E. F. Haratsch, K. Mai, and O. Mutlu, “Data Retention in MLC NAND Flash Memory: Characterization, Optimization, and Recovery,” in _HPCA_ , 2015.
  * [321] Y. Cai, G. Yalcin, O. Mutlu, E. F. Haratsch, O. Unsal, A. Cristal, and K. Mai, “Neighbor-Cell Assisted Error Correction for MLC NAND Flash Memories,” in _SIGMETRICS_ , 2014.
  * [322] Y. Cai, O. Mutlu, E. F. Haratsch, and K. Mai, “Program Interference in MLC NAND Flash Memory: Characterization, Modeling, and Mitigation,” in _ICCD_ , 2013.
  * [323] Y. Cai, G. Yalcin, O. Mutlu, E. F. Haratsch, A. Cristal, O. S. Unsal, and K. Mai, “Error Analysis and Retention-Aware Error Management for NAND Flash Memory,” in _ITJ_ , 2013.
  * [324] Y. Cai, E. F. Haratsch, O. Mutlu, and K. Mai, “Threshold Voltage Distribution in MLC NAND Flash Memory: Characterization, Analysis, and Modeling,” in _DATE_ , 2013.
  * [325] Y. Cai, G. Yalcin, O. Mutlu, E. F. Haratsch, A. Cristal, O. S. Unsal, and K. Mai, “Flash Correct-And-Refresh: Retention-Aware Error Management for Increased Flash Memory Lifetime,” in _ICCD_ , 2012.
  * [326] Y. Cai, E. F. Haratsch, O. Mutlu, and K. Mai, “Error Patterns in MLC NAND Flash Memory: Measurement, Characterization, and Analysis,” in _DATE_ , 2012\.
  * [327] Y. Cai, S. Ghose, Y. Luo, K. Mai, O. Mutlu, and E. F. Haratsch, “Vulnerabilities in MLC NAND Flash Memory Programming: Experimental Analysis, Exploits, and Mitigation Techniques,” in _HPCA_ , 2017.
  * [328] T. Yang and X.-W. Lin, “Trap-Assisted DRAM Row Hammer Effect,” _EDL_ , 2019\.
  * [329] A. J. Walker, S. Lee, and D. Beery, “On DRAM Rowhammer and the Physics of Insecurity,” _TED_ , 2021.
  * [330] S.-W. Ryu, K. Min, J. Shin, H. Kwon, D. Nam, T. Oh, T.-S. Jang, M. Yoo, Y. Kim, and S. Hong, “Overcoming the Reliability Limitation in the Ultimately Scaled DRAM using Silicon Migration Technique by Hydrogen Annealing,” in _IEDM_ , 2017.
  * [331] K. Park, C. Lim, D. Yun, and S. Baeg, “Experiments and Root Cause Analysis for Active-Precharge Hammering Fault In DDR3 SDRAM Under 3$\times$ Nm Technology,” _Microelectronics Reliability_ , 2016.
  * [332] C. M. Yang, C. K. Wei, Y. J. Chang, T. C. Wu, H. P. Chen, and C. S. Lai, “Suppression of Row Hammer Effect by Doping Profile Modification in Saddle-Fin Array Devices for Sub-30-nm DRAM Technology,” _IEEE Transactions on Device and Materials Reliability_ , 2016.
  * [333] C.-M. Yang, C.-K. Wei, H.-P. Chen, J.-S. Luo, Y. J. Chang, T.-C. Wu, and C.-S. Lai, “Scanning Spreading Resistance Microscopy for Doping Profile in Saddle-Fin Devices,” _TNANO_ , 2017.
  * [334] S. Gautam, S. Manhas, A. Kumar, M. Pakala, and E. Yieh, “Row Hammering Mitigation Using Metal Nanowire in Saddle Fin DRAM,” _TED_ , 2019.
  * [335] Y. Jiang, H. Zhu, D. Sullivan, X. Guo, X. Zhang, and Y. Jin, “Quantifying Rowhammer Vulnerability for DRAM Security,” in _DAC_ , 2021.
  * [336] Micron, “8Gb: x4, x8, x16 DDR4 SDRAM Features - Excessive Row Activation,” 2020\.
  * [337] K. Scarfone, W. Jansen, and M. Tracy, “Guide to General Server Security,” _NIST Special Publication_ , 2008.
  * [338] R. Anderson, _Security Engineering: A Guide to Building Dependable Distributed Systems_. John Wiley & Sons, 2020.
  * [339] J. H. Saltzer and M. D. Schroeder, “The Protection of Information in Computer Systems,” _Proceedings of the IEEE_ , 1975.
  * [340] SK Hynix, “DDR4 SDRAM Device Operation,” https://pdf.directindustry.com/pdf/hynix/ddr4-sdram-device-operation/34497-773768.html.
  * [341] Y. H. Son, S. Lee, O. Seongil, S. Kwon, N. S. Kim, and J. H. Ahn, “CiDRA: A cache-Inspired DRAM resilience architecture,” in _HPCA_ , 2015.
  * [342] M. Horiguchi and K. Itoh, _Nanoscale Memory Repair_. Springer SBM, 2011.
  * [343] JEDEC, “Double Data Rate 4 (DDR4) SDRAM Standard,” 2012.
  * [344] T. J. Dell, “A White Paper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory,” _IBM Microelectronics Division_ , 1997.
  * [345] S.-L. Gong, J. Kim, and M. Erez, “DRAM Scaling Error Evaluation Model Using Various Retention Time,” in _DSN-W_ , 2017.
  * [346] S. Lin and D. J. Costello, _Error Control Coding: Fundamentals and Applications_ , 2004.
  * [347] R. W. Hamming, “Error Detecting and Error Correcting Codes,” in _Bell Labs Technical Journal_ , 1950.
  * [348] T.-Y. Oh, H. Chung, J.-Y. Park, K.-W. Lee, S. Oh, S.-Y. Doo, H.-J. Kim, C. Lee, H.-R. Kim, J.-H. Lee _et al._ , “A 3.2 Gbps/Pin 8 Gbit 1.0 V LPDDR4 SDRAM with Integrated ECC Engine for Sub-1 V DRAM Core Operation,” _JSSC_ , 2014.
  * [349] N. Kwak, S.-H. Kim, K. H. Lee, C.-K. Baek, M. S. Jang, Y. Joo, S.-H. Lee, W. Y. Lee, E. Lee, D. Han _et al._ , “A 4.8 Gb/s/pin 2Gb LPDDR4 SDRAM with Sub-100$\mu$A Self-Refresh Current for IoT Applications,” in _ISSCC_ , 2017\.
  * [350] H.-J. Kwon, E. Seo, C.-Y. Lee, Y.-H. Seo, G.-H. Han, H.-R. Kim, J.-H. Lee, M.-S. Jang, S.-G. Do, S.-H. Cho _et al._ , “An Extremely Low-Standby-Power 3.733 Gb/s/pin 2Gb LPDDR4 SDRAM for Wearable Devices,” in _ISSCC_ , 2017.
  * [351] Intelligent Memory, “IM ECC DRAM with Integrated Error Correcting Code,” 2016, Product Brief.
  * [352] S. Jeong, S. Kang, and J.-S. Yang, “PAIR: Pin-aligned In-DRAM ECC architecture using expandability of Reed-Solomon code,” in _DAC_ , 2020\.
  * [353] AMD, “BKDG for AMD NPT Family 0Fh Processors,” 2009.
  * [354] I. S. Reed and G. Solomon, “Polynomial Codes Over Certain Finite Fields,” _SIAM_ , 1960.
  * [355] W. C. Huffman and V. Pless, _Fundamentals of Error-Correcting Codes_. Cambridge University Press, 2003\.
  * [356] M. T. Aga, Z. B. Aweke, and T. Austin, “When Good Protections go Bad: Exploiting anti-DoS Measures to Accelerate Rowhammer Attacks,” in _HOST_ , 2017.
  * [357] SAFARI Research Group, “RowHammer — GitHub Repository,” https://github.com/CMU-SAFARI/rowhammer.
  * [358] S. Qazi, Y. Kim, N. Boichat, E. Shiu, and M. Nissler, “Introducing Half-Double: New Hammering Rechnique for DRAM Rowhammer Bug,” http://googleprojectzero.blogspot.com.tr/2015/03/exploiting-dram-rowhammer-bug-to-gain.html, 2021\.
  * [359] M. Awasthi, M. Shevgoor, K. Sudan, B. Rajendran, R. Balasubramonian, and V. Srinivasan, “Efficient Scrub Mechanisms for Error-Prone Emerging Memories,” in _HPCA_ , 2012.
  * [360] S. Hong, “Memory Technology Trend and Future Challenges,” in _IEDM_ , 2010\.
  * [361] S.-H. Lee, “Technology Scaling Challenges and Opportunities of Memory Devices,” in _IEDM_ , 2016.
  * [362] S.-K. Park, “Technology Scaling Challenge and Future Prospects of DRAM and NAND Flash Memory,” in _IMW_ , 2015.
  * [363] S. S. Mukherjee, J. Emer, T. Fossum, and S. K. Reinhardt, “Cache Scrubbing in Microprocessors: Myth or Necessity?” in _SDC_ , 2004.
  * [364] A. M. Saleh, J. J. Serrano, and J. H. Patel, “Reliability of Scrubbing Recovery-Techniques for Memory Systems,” _TR_ , 1990.
  * [365] T. Siddiqua, V. Sridharan, S. E. Raasch, N. DeBardeleben, K. B. Ferreira, S. Levy, E. Baseman, and Q. Guan, “Lifetime Memory Reliability Data from the Field,” in _DFT_ , 2017.
  * [366] R. Rooney and N. Koyle, “Micron DDR5 SDRAM: New Features,” Micron Technology Inc., Tech. Rep., 2019.
  * [367] J. Kim and M. C. Papaefthymiou, “Dynamic Memory Design for Low Data-Retention Power,” in _PATMOS_ , 2000.
  * [368] H. Kwon, K. Kim, D. Jeon, and K.-S. Chung, “Reducing Refresh Overhead with In-DRAM Error Correction Codes,” in _ISOCC_ , 2021.
  * [369] K. Park, D. Yun, and S. Baeg, “Statistical Distributions of Row-Hammering Induced Failures in DDR3 Components,” _Microelectronics Reliability_ , 2016\.
  * [370] B. H. Bloom, “Space/Time Trade-offs in Hash Coding with Allowable Errors,” _Communications of the ACM_ , 1970.
  * [371] L. Fan, P. Cao, J. Almeida, and A. Z. Broder, “Summary Cache: A Scalable Wide-Area Web Cache Sharing Protocol,” _SIGCOMM_ , 1998.
  * [372] S. Pontarelli, P. Reviriego, and J. A. Maestro, “Improving Counting Bloom Filter Performance with Fingerprints,” _Information Processing Letters_ , 2016.
  * [373] J. Misra and D. Gries, “Finding Repeated Elements,” _Science of Computer Programming_ , 1982.
  * [374] “DRAMPower Source Code,” https://github.com/ravenrd/DRAMPower.
  * [375] K. Chandrasekar, B. Akesson, and K. Goossens, “Improved Power Modeling of DDR SDRAMs,” in _DSD_ , 2011.
  * [376] C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood, “Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation,” in _PLDI_ , 2005.
  * [377] “Standard Performance Evaluation Corporation,” http://www.spec.org/cpu2006.
  * [378] Transaction Processing Performance Council, “TPC Benchmarks,” http://www.tpc.org/.
  * [379] J. D. McCalpin, “STREAM: Sustainable Memory Bandwidth in High Performance Computers,” https://www.cs.virginia.edu/stream/.
  * [380] J. E. Fritts, F. W. Steiling, and J. A. Tucek, “Mediabench II Video: Expediting the Next Generation of Video Systems Research,” in _Electronic Imaging_ , 2005.
  * [381] S. Eyerman and L. Eeckhout, “System-Level Performance Metrics for Multiprogram Workloads,” in _IEEE Micro_ , 2008.
  * [382] A. Snavely and D. M. Tullsen, “Symbiotic Jobscheduling for a Simultaneous Mutlithreading Processor,” in _ASPLOS_ , 2000.
  * [383] P. Michaud, “Demystifying Multicore Throughput Metrics,” _CAL_ , 2012.
  * [384] N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, “CACTI 6.0: A Tool to Model Large Caches,” HP Laboratories, Tech. Rep. HPL-2009-85, 2009.
  * [385] A. N. Udipi, N. Muralimanohar, R. Balasubramonian, A. Davis, and N. P. Jouppi, “Combining Memory and a Controller with Photonics Through 3D-Stacking to Enable Scalable and Energy-Efficient Systems,” in _ISCA_ , 2011.
  * [386] T. J. Ham, B. K. Chelepalli, N. Xue, and B. C. Lee, “Disintegrated Control for Energy-Efficient and Heterogeneous Memory Systems,” in _HPCA_ , 2013\.
  * [387] K. Fang, L. Chen, Z. Zhang, and Z. Zhu, “Memory Architecture for Integrating Emerging Memory Technologies,” in _PACT_ , 2011.
  * [388] E. Cooper-Balis, P. Rosenfeld, and B. Jacob, “Buffer-on-Board Memory Systems,” in _ISCA_ , 2012.
  * [389] S. M. Seyedzadeh, A. K. Jones, and R. Melhem, “Mitigating wordline crosstalk using adaptive trees of counters,” in _ISCA_ , 2018.
  * [390] N. Herath and Anders Fogh, “These are Not Your Grand Daddy’s CPU Performance Counters,” in _Black Hat Briefings_ , 2015.
  * [391] A. N. Udipi, N. Muralimanohar, N. Chatterjee, R. Balasubramonian, A. Davis, and N. P. Jouppi, “Rethinking DRAM Design and Organization for Energy-Constrained Multi-Cores,” in _ISCA_ , 2010.
  * [392] M. Ghasempour, M. Lujan, and J. Garside, “ARMOR: A Run-Time Memory Hot-Row Detector,” 2015.
  * [393] S. M. Seyedzadeh, D. Kline Jr, A. K. Jones, and R. Melhem, “Mitigating Bitline Crosstalk Noise in DRAM Memories,” in _ISMS_ , 2017.
  * [394] Rambus Inc., “DRAM Power Model,” 2016, http://www.rambus.com/energy/.
  * [395] T. Vogelsang, “Understanding the Energy Consumption of Dynamic Random Access Memories,” in _MICRO_ , 2010.
  * [396] W. Zhao and Y. Cao, “New Generation of Predictive Technology Model for Sub-45 nm Early Design Exploration,” _TED_ , 2006.
  * [397] Arizona State Univ., NIMO Group, “Predictive Technology Model,” http://ptm.asu.edu/, 2012.
  * [398] H. Park, S. Baek, J. Choi, D. Lee, and S. H. Noh, “Regularities Considered Harmful: Forcing Randomness to Memory Accesses to Reduce Row Buffer Conflicts for Multi-Core, Multi-Bank Systems,” in _ASPLOS_ , 2013.
  * [399] W. K. Zuravleff and T. Robinson, “Controller for a Synchronous DRAM that Maximizes Throughput by Allowing Memory Requests and Commands to be Issued Out of Order,” 1997, US Patent 5,630,096.
  * [400] T. Moscibroda and O. Mutlu, “Memory Performance Attacks: Denial of Memory Service in Multi-Core Systems,” in _USENIX Security_ , 2007.
  * [401] G. Hamerly, E. Perelman, J. Lau, and B. Calder, “SimPoint 3.0: Faster and More Flexible Program Phase Analysis,” _JILP_ , 2005.
  * [402] S. Iacobovici, L. Spracklen, S. Kadambi, Y. Chou, and S. G. Abraham, “Effective Stream-Based and Execution-Based Data Prefetching,” in _ICS_ , 2004.
  * [403] S.-L. Lu, Y.-C. Lin, and C.-L. Yang, “Improving DRAM Latency with Dynamic Asymmetric Subarray,” in _MICRO_ , 2015.
  * [404] S. Rixner, “Memory Controller Optimizations for Web Servers,” in _MICRO_ , 2004.
  * [405] E. Herrero, J. Gonzalez, R. Canal, and D. Tullsen, “Thread Row Buffers: Improving Memory Performance Isolation and Throughput in Multiprogrammed Environments,” _TC_ , 2012.
  * [406] A. Olgun, H. Hassan, A. G. Yağlıkçı, Y. C. Tuğrul, L. Orosa, H. Luo, M. Patel, O. Ergin, and O. Mutlu, “DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Test State-of-the-art DRAM Chips,” _arXiv preprint_ , 2022.
  * [407] “DRAM Bender Source Code,” https://github.com/CMU-SAFARI/dram-bender.
  * [408] S. S. Tannu, D. M. Carmean, and M. K. Qureshi, “Cryogenic-DRAM based Memory System for Scalable Quantum Computers: A Feasibility Study,” in _MEMSYS_ , 2017.
  * [409] F. Wang, T. Vogelsang, B. Haukness, and S. C. Magee, “DRAM Retention at Cryogenic Temperatures,” in _IMW_ , 2018.
  * [410] F. Ware, L. Gopalakrishnan, E. Linstadt, S. A. McKee, T. Vogelsang, K. L. Wright, C. Hampel, and G. Bronner, “Do Superconducting Processors Really Need Cryogenic Memories? The Case for Cold DRAM,” in _MEMSYS_ , 2017.
  * [411] T. Kelly, P. Fernandez, T. Vogelsang, S. A. McKee, L. Gopalakrishnan, S. Magee, K. Padgett, D. Barrow, J. Rizza, D. Doidge, K. L. Wright, C. Hampel, and G. Bronner, “Some Like It Cold: Initial Testing Results for Cryogenic Computing Components,” in _Journal of Physics: Conference Series_ , 2019\.
  * [412] G.-H. Lee, S. Na, I. Byun, D. Min, and J. Kim, “CryoGuard: A Near Refresh-Free Robust DRAM Design for Cryogenic Computing,” in _ISCA_ , 2021\.
  * [413] G.-h. Lee, D. Min, I. Byun, and J. Kim, “Cryogenic Computer Architecture Modeling with Memory-Side Case Studies,” in _ISCA_ , 2019.
  * [414] E. Garzón, Y. Greenblatt, O. Harel, M. Lanuzza, and A. Teman, “Gain-Cell Embedded DRAM Under Cryogenic Operation—A First Study,” _IEEE TVLSI_ , 2021.
  * [415] S. Gurumurthi, K. Lee, M. Jang, V. Sridharan, A. Nygren, Y. Ryu, K. Sohn, T. Kim, and H. Chung, “HBM3: Enabling Memory Resilience at Scale,” _CAL_ , 2021.
  * [416] M. K. Qureshi, V. Srinivasan, and J. A. Rivers, “Scalable High Performance Main Memory System Using Phase-change Memory Technology,” in _ISCA_ , 2009\.
  * [417] N. H. Seong, S. Yeo, and H.-H. S. Lee, “Tri-Level-Cell Phase Change Memory: Toward an Efficient and Reliable Memory System,” in _ISCA_ , 2013.
  * [418] H.-S. P. Wong, S. Raoux, S. Kim, J. Liang, J. P. Reifenberg, B. Rajendran, M. Asheghi, and K. E. Goodson, “Phase Change Memory,” _Proc. IEEE_ , 2010\.
  * [419] S. Hamdioui, P. Pouyan, H. Li, Y. Wang, A. Raychowdhur, and I. Yoon, “Test and Reliability of Emerging Non-Volatile Memories,” in _ATS_ , 2017.
  * [420] M. K. Qureshi, “Pay-As-You-Go: Low-Overhead Hard-Error Correction for Phase Change Memories,” in _MICRO_ , 2011.
  * [421] M. K. Tavana, A. K. Ziabari, M. Arjomand, M. Kandemir, C. Das, and D. Kaeli, “REMAP: A Reliability/Endurance Mechanism for Advancing PCM,” in _MEMSYS_ , 2017.
  * [422] Z. Zhang, W. Xiao, N. Park, and D. J. Lilja, “Memory Module-Level Testing And Error Behaviors For Phase Change Memory,” in _ICCD_ , 2012.
  * [423] Y. Huai, “Spin-Transfer Torque MRAM (STT-MRAM): Challenges and Prospects,” _AAPPS bulletin_ , 2008.
  * [424] D. Apalkov, A. Khvalkovskiy, S. Watts, V. Nikitin, X. Tang, D. Lottis, K. Moon, X. Luo, E. Chen, A. Ong, A. Driskill-Smith, and M. Krounbi, “Spin-Transfer Torque Magnetic Random Access Memory (STT-MRAM),” _JETC_ , 2013.
  * [425] K. C. Chun, H. Zhao, J. D. Harms, T.-H. Kim, J.-P. Wang, and C. H. Kim, “A Scaling Roadmap and Performance Evaluation of In-Plane and Perpendicular MTJ Based STT-MRAMs for High-Density Cache Memory,” _JSSC_ , 2012.
  * [426] S. Akram, “Performance Evaluation of Intel Optane Memory for Managed Workloads,” _TACO_ , 2021.
  * [427] A. Shanbhag, N. Tatbul, D. Cohen, and S. Madden, “Large-Scale in-Memory Analytics on Intel Optane DC Persistent Memory,” in _Proceedings of the 16th International Workshop on Data Management on New Hardware_ , 2020.
  * [428] J. Ahn, S. Hong, S. Yoo, O. Mutlu, and K. Choi, “A Scalable Processing-In-Memory Accelerator for Parallel Graph Processing,” _ISCA_ , 2016.
  * [429] J. Ahn, S. Yoo, O. Mutlu, and K. Choi, “PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture,” in _ISCA_ , 2015.
  * [430] R. Fromm, S. Perissakis, N. Cardwell, C. Kozyrakis, B. McGaughy, D. Patterson, T. Anderson, and K. Yelick, “The Energy Efficiency of IRAM Architectures,” in _ISCA_ , 1997.
  * [431] S. Li, C. Xu, Q. Zou, J. Zhao, Y. Lu, and Y. Xie, “Pinatubo: A Processing-in-Memory Architecture for Bulk Bitwise Operations in Emerging non-Volatile Memories,” in _DAC_ , 2016.
  * [432] O. Mutlu, S. Ghose, J. Gómez-Luna, and R. Ausavarungnirun, “Processing Data Where It Makes Sense: Enabling in-Memory Computation,” _Microprocessors and Microsystems_ , 2019.
  * [433] H. Shin, D. Kim, E. Park, S. Park, Y. Park, and S. Yoo, “McDRAM: Low Latency and Energy-Efficient Matrix Computations in DRAM,” _TCAD_ , 2018.
  * [434] J. Ferreira, G. Falcao, J. Gómez-Luna, M. Alser, G. F. Oliveira, J. Kim, M. Sadrosadati, L. Orosa, T. Shahroodi, A. Nori, and O. Mutlu, “pLUTo: Enabling Massively Parallel Computation in DRAM via Lookup Tables,” in _MICRO_ , 2022.
  * [435] Q. Deng, L. Jiang, Y. Zhang, M. Zhang, and J. Yang, “DrAcc: A DRAM based Accelerator for Accurate CNN Inference,” in _DAC_ , 2018.
  * [436] S. Li, D. Niu, K. T. Malladi, H. Zheng, B. Brennan, and Y. Xie, “DRISA: A Dram-based Reconfigurable in-Situ Accelerator,” in _MICRO_ , 2017.
  * [437] X. Xin, Y. Zhang, and J. Yang, “ELP2IM: Efficient and Low Power Bitwise Operation Processing in DRAM,” in _HPCA_ , 2020.
  * [438] B. Akin, F. Franchetti, and J. C. Hoe, “Data Reorganization in Memory Using 3D-Stacked DRAM,” in _ISCA_ , 2016.
  * [439] A. Augusta and S. Idreos, “JAFAR: Near-Data Processing for Databases,” in _SIGMOD_ , 2015.
  * [440] A. Farmahini-Farahani, J. H. Ahn, K. Morrow, and N. S. Kim, “NDA: Near-DRAM Acceleration Architecture Leveraging Commodity DRAM Devices and Standard Memory Modules,” in _HPCA_ , 2015.
  * [441] M. Gao and C. Kozyrakis, “HRL: Efficient and Flexible Reconfigurable Logic for Near-Data Processing,” in _HPCA_ , 2016.
  * [442] M. Gao, J. Pu, X. Yang, M. Horowitz, and C. Kozyrakis, “TETRIS: Scalable and Efficient Neural Network Acceleration with 3D Memory,” in _ASPLOS_ , 2017\.
  * [443] K. Hsieh, S. Khan, N. Vijaykumar, K. K. Chang, A. Boroumand, S. Ghose, and O. Mutlu, “Accelerating Pointer Chasing in 3D-Stacked Memory: Challenges, Mechanisms, Evaluation,” in _ICCD_ , 2016.
  * [444] D. Kim, J. Kung, S. Chai, S. Yalamanchili, and S. Mukhopadhyay, “Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory,” in _ISCA_ , 2016.
  * [445] L. Nai, R. Hadidi, J. Sim, H. Kim, P. Kumar, and H. Kim, “GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks,” in _HPCA_ , 2017.
  * [446] D. Zhang, N. Jayasena, A. Lyashevsky, J. L. Greathouse, L. Xu, and M. Ignatowski, “TOP-PIM: Throughput-Oriented Programmable Processing in Memory,” in _HPDC_ , 2014.
  * [447] Q. Zhu, T. Graf, H. E. Sumbul, L. Pileggi, and F. Franchetti, “Accelerating Sparse Matrix-Matrix Multiplication with 3D-Stacked Logic-in-Memory Hardware,” in _HPEC_ , 2013.
  * [448] O. Mutlu, S. Ghose, J. Gomez-Luna, and R. Ausavarungnirun, “A Modern Primer on Processing in Memory,” in _arXiv_ , 2020.
  * [449] B. Y. Cho, Y. Kwon, S. Lym, and M. Erez, “Near Data Acceleration with Concurrent Host Access,” in _ISCA_ , 2020.
  * [450] G. F. Oliveira, J. Gómez-Luna, S. Ghose, A. Boroumand, and O. Mutlu, “Accelerating Neural Network Inference with Processing-in-DRAM: From the Edge to the Cloud,” _IEEE Micro_ , 2022.
  * [451] “EINSim Source Code,” https://github.com/CMU-SAFARI/EINSim.
  * [452] “BEER Source Code,” https://github.com/CMU-SAFARI/BEER.
  * [453] “CLR-DRAM Source Code,” https://github.com/CMU-SAFARI/CLRDRAM.
  * [454] A. Olgun, F. Bostanci, G. F. Oliveira, Y. C. Tugrul, R. Bera, A. G. Yaglikci, H. Hassan, O. Ergin, and O. Mutlu, “Sectored DRAM: An Energy-Efficient High-Throughput and Practical Fine-Grained DRAM Architecture,” _arXiv preprint arXiv:2207.13795_ , 2022.
  * [455] “PiDRAM Source Code,” https://github.com/CMU-SAFARI/PiDRAM.
  * [456] A. Olgun, J. G. Luna, K. Kanellopoulos, B. Salami, H. Hassan, O. Ergin, and O. Mutlu, “PiDRAM: A Holistic End-to-end FPGA-based Framework for Processing-in-DRAM,” _TACO_ , 2022.
  * [457] “BlockHammer Source Code,” https://github.com/CMU-SAFARI/BlockHammer.
  * [458] A. Boroumand, S. Ghose, M. Patel, H. Hassan, B. Lucia, R. Ausavarungnirun, K. Hsieh, N. Hajinazar, K. T. Malladi, H. Zheng, and O. Mutlu, “CoNDA: Efficient Cache Coherence Support For Near-Data Accelerators,” in _ISCA_ , 2019.
  * [459] A. Boroumand, S. Ghose, M. Patel, H. Hassan, B. Lucia, K. Hsieh, K. T. Malladi, H. Zheng, and O. Mutlu, “LazyPIM: An Efficient Cache Coherence Mechanism For Processing-In-Memory,” _CAL_ , 2016.
  * [460] N. Vijaykumar, A. Olgun, K. Kanellopoulos, F. N. Bostanci, H. Hassan, M. Lotfi, P. B. Gibbons, and O. Mutlu, “MetaSys: A Practical Open-source Metadata Management System to Implement and Evaluate Cross-layer Optimizations,” _TACO_ , 2022.
  * [461] “MetaSys Source Code,” https://github.com/CMU-SAFARI/MetaSys.
  * [462] J. S. Kim, D. S. Cali, H. Xin, D. Lee, S. Ghose, M. Alser, H. Hassan, O. Ergin, C. Alkan, and O. Mutlu, “GRIM-Filter: Fast seed location filtering in DNA read mapping using processing-in-memory technologies,” _BMC Genomics_ , 2018\.
  * [463] M. Alser, H. Hassan, H. Xin, O. Ergin, O. Mutlu, and C. Alkan, “GateKeeper: A New Hardware Architecture for Accelerating Pre-Alignment in DNA Short Read Mapping,” _Bioinformatics_ , 2017.
  * [464] “GateKeeper Source Code,” https://github.com/BilkentCompGen/GateKeeper.
  * [465] M. Alser, H. Hassan, A. Kumar, O. Mutlu, and C. Alkan, “Shouji: A Fast and Efficient Pre-Alignment Filter for Sequence Alignment,” _Bioinformatics_ , 2019.
  * [466] “Shouji Source Code,” https://github.com/CMU-SAFARI/Shouji.