payload: {"push_id":3960518402,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"a29def05414f44b302d74b37583851978dacdb12","before":"bd5302848cd5cb112a75787c37fd603e6ac54821","commits":[{"sha":"a29def05414f44b302d74b37583851978dacdb12","author":{"name":"Tuna Biçim","email":"b2b48908503006ba978b30372379196fecd9e0ff@users.noreply.github.com"},"message":"Update README.md","distinct":true,"url":"https://api.github.com/repos/TunaBicim/Verilog-SingleCycleProcessor/commits/a29def05414f44b302d74b37583851978dacdb12"}]}
other: {"actor":{"display_login":"TunaBicim"}}