payload: {"push_id":3616233468,"size":1,"distinct_size":1,"ref":"refs/heads/multimode_clb","head":"c4ccff4562f02f265d48b7ce5b7d2a717b548641","before":"08f63c06c7bf0b7f2b449fe257395959f67f739f","commits":[{"sha":"c4ccff4562f02f265d48b7ce5b7d2a717b548641","author":{"name":"AurelienUoU","email":"e14e17aab8df2eb56f287ea86b2812f89118d73a@lnissrv4.eng.utah.edu"},"message":"Move Verilog test in another script to avoid false failure","distinct":true,"url":"https://api.github.com/repos/LNIS-Projects/OpenFPGA/commits/c4ccff4562f02f265d48b7ce5b7d2a717b548641"}]}
other: {"actor":{"display_login":"AurelienUoU"}}