payload: {"push_id":3955942895,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"e8d2823aab12ef5d73842458a1d8dc40f4df1de1","before":"9ab7f4841289ee1e2fb071bc87992fa7ea1cd277","commits":[{"sha":"e8d2823aab12ef5d73842458a1d8dc40f4df1de1","author":{"name":"obijuan","email":"b49a5780a99ea81284fc0746a78f84a30e4d5c73@iearobotics.com"},"message":"Memory blocks changed: input signal are in possitive logic","distinct":true,"url":"https://api.github.com/repos/Obijuan/Z80-FPGA/commits/e8d2823aab12ef5d73842458a1d8dc40f4df1de1"}]}
other: {"actor":{"display_login":"Obijuan"}}