payload: {"push_id":4235099667,"size":19,"distinct_size":19,"ref":"refs/heads/master","head":"93767143147b7d765c6ce8123a4226d449228649","before":"92ef101da91d39525043034694b3088d0a08f43f","commits":[{"sha":"db5074dc10222a8202adcd7c1da1acd2828fbecb","author":{"name":"Raphael Isemann","email":"515ac9ba848f5e0d2d82879a1e380b80f836830f@gmail.com"},"message":"[lldb][NFC] Give some parameters in CommandInterpreter more descriptive names","distinct":true,"url":"https://api.github.com/repos/kraj/llvm-project/commits/db5074dc10222a8202adcd7c1da1acd2828fbecb"},{"sha":"edfb8eea575582f5a4f485368d84b7c5e9853780","author":{"name":"David Green","email":"4503caa52df5afa1c818a4a776e14b0cb7e5dc0c@arm.com"},"message":"[AArch64] Update test checks on merge-store-dependency.ll. NFC","distinct":true,"url":"https://api.github.com/repos/kraj/llvm-project/commits/edfb8eea575582f5a4f485368d84b7c5e9853780"},{"sha":"92164cf25d513d44fdb5d727a33d02ad4c87384e","author":{"name":"Sjoerd Meijer","email":"48a4efb97fbab8551de7d614cab6af7e1e302530@arm.com"},"message":"Recommit \"[HardwareLoops] Optimisation remarks\"\n\nWith a few things fixed:\n- initialisaiton of the optimisation remark pass (this was causing the buildbot\n  failures on PPC),\n- a test case.\n\nDifferential Revision: https://reviews.llvm.org/D69660","distinct":true,"url":"https://api.github.com/repos/kraj/llvm-project/commits/92164cf25d513d44fdb5d727a33d02ad4c87384e"},{"sha":"e578d0fd295a67bce1e1fc922237f459deb49c7e","author":{"name":"Simon Atanasyan","email":"088e16a1019277b15d58faf0541e11910eb756f6@atanasyan.com"},"message":"[mips] Fix `__mips_isa_rev` macros value for Octeon CPU","distinct":true,"url":"https://api.github.com/repos/kraj/llvm-project/commits/e578d0fd295a67bce1e1fc922237f459deb49c7e"},{"sha":"0d14656b9d8ca38b8ea321c7047eaeec43c5b2ef","author":{"name":"Simon Atanasyan","email":"088e16a1019277b15d58faf0541e11910eb756f6@atanasyan.com"},"message":"[mips] Set __OCTEON__ macros","distinct":true,"url":"https://api.github.com/repos/kraj/llvm-project/commits/0d14656b9d8ca38b8ea321c7047eaeec43c5b2ef"},{"sha":"b4c5b8f3f51206bac2282a8b483e76ad59a5aed5","author":{"name":"Pavel Labath","email":"2375fa63e2908bb2df59f606483a3aa92321db7a@labath.sk"},"message":"DWARFDebugLoclists: Make it possible to read relocated addresses\n\nSummary:\nHandling relocations was not needed when the loclists section was a\nDWO-only thing. But since DWARF5, it is possible to use it in regular\nobjects too, and the standard permits embedding addresses into the\nsection directly. These addresses need to be relocated in unlinked\nfiles.\n\nReviewers: JDevlieghere, dblaikie, probinson\n\nSubscribers: aprantl, llvm-commits\n\nTags: #llvm\n\nDifferential Revision: https://reviews.llvm.org/D68271","distinct":true,"url":"https://api.github.com/repos/kraj/llvm-project/commits/b4c5b8f3f51206bac2282a8b483e76ad59a5aed5"},{"sha":"0d47c7aba364962d14e4e25249d75da7bdf29b78","author":{"name":"Luís Marques","email":"3b3ecfbddc4b81704f7616abd2273612f2861878@lowrisc.org"},"message":"[RISCV] Add InstrInfo areMemAccessesTriviallyDisjoint hook\n\nSummary: Introduces the `InstrInfo::areMemAccessesTriviallyDisjoint`\nhook. The test could check for instruction reorderings, but to avoid\nbeing brittle it just checks instruction dependencies.\n\nReviewers: asb, lenary\nReviewed By: lenary\nTags: #llvm\nDifferential Revision: https://reviews.llvm.org/D67046","distinct":true,"url":"https://api.github.com/repos/kraj/llvm-project/commits/0d47c7aba364962d14e4e25249d75da7bdf29b78"},{"sha":"ccf1a5f4bbe680f20e26c29774d62bec6cb226da","author":{"name":"Roman Lebedev","email":"c247390a474ba78064f3a5ec8d0ca3a56d88a36b@gmail.com"},"message":"[InstCombine] dropRedundantMaskingOfLeftShiftInput(): truncation (PR42563)\n\nSummary:\nThat fold keeps growing and growing :(\nI think this may be one of the last pieces for it.\n\nSince D67677/D67725, the fold knowns the general form\nof the pattern - where some masking is needed:\nhttps://rise4fun.com/Alive/F5R\nhttps://rise4fun.com/Alive/gslRa\n\nBut there is one more huge piece missing - if you are extracting some bits,\nit is not impossible that the origin is wider than the extraction,\ni.e. there may be a truncation. And we don't deal with that yet.\n\nBut we can, and the generalization remains fully identical:\nhttps://rise4fun.com/Alive/Uar\nhttps://rise4fun.com/Alive/5SW\n\nAfter a preparatory cleanup i think the diff looks rather clean.\n\nOne missing piece is that in some patterns (especially pat. b),\n`-1` only needs to be `-1` in final type, but that is for later..\n\nhttps://bugs.llvm.org/show_bug.cgi?id=42563\n\nReviewers: spatel, nikic\n\nReviewed By: spatel\n\nSubscribers: hiraditya, llvm-commits\n\nTags: #llvm\n\nDifferential Revision: https://reviews.llvm.org/D69125","distinct":true,"url":"https://api.github.com/repos/kraj/llvm-project/commits/ccf1a5f4bbe680f20e26c29774d62bec6cb226da"},{"sha":"12c4a71ca9dc19dc364cd6ad4cfc2a3787141c24","author":{"name":"Roman Lebedev","email":"c247390a474ba78064f3a5ec8d0ca3a56d88a36b@gmail.com"},"message":"[LoopUnroll] peel-loop-conditions.ll: add some 'is even/odd' peeling tests","distinct":true,"url":"https://api.github.com/repos/kraj/llvm-project/commits/12c4a71ca9dc19dc364cd6ad4cfc2a3787141c24"},{"sha":"28cf9698abd39221001ace885a7d1c1f488b967c","author":{"name":"Pavel Labath","email":"2375fa63e2908bb2df59f606483a3aa92321db7a@labath.sk"},"message":"MemoryRegion: Print \"don't know\" permission values as such\n\nSummary:\nThe permissions in a memory region have ternary states (yes, no, don't\nknow), but the memory region command only prints in binary, treating\n\"don't know\" as \"yes\", which is particularly confusing as for instance\nthe unwinder will treat an unknown value as \"no\".\n\nThis patch makes is so that we distinguish all three states when\nprinting the values, using \"?\" to indicate the lack of information. It\nis implemented via a special argument to the format provider for the\nOptionalBool enumeration.\n\nReviewers: clayborg, jingham\n\nSubscribers: lldb-commits\n\nDifferential Revision: https://reviews.llvm.org/D69106","distinct":true,"url":"https://api.github.com/repos/kraj/llvm-project/commits/28cf9698abd39221001ace885a7d1c1f488b967c"},{"sha":"4ecff91ed1df05edbdb55cb2ccdf58466f1333b0","author":{"name":"Pavel Labath","email":"2375fa63e2908bb2df59f606483a3aa92321db7a@labath.sk"},"message":"lldb/minidump: Add support for the alternate ARM64 constant","distinct":true,"url":"https://api.github.com/repos/kraj/llvm-project/commits/4ecff91ed1df05edbdb55cb2ccdf58466f1333b0"},{"sha":"9a8d477a0e00c15d6d33a52486fa931483b7f2ea","author":{"name":"Sven van Haastregt","email":"c87899f97800fb9ac456b806e5f84934b5e9c197@arm.com"},"message":"[OpenCL] Add builtin function attribute handling\n\nAdd handling for the \"pure\", \"const\" and \"convergent\" function\nattributes for OpenCL builtin functions.\n\nPatch by Pierre Gondois and Sven van Haastregt.\n\nDifferential Revision: https://reviews.llvm.org/D64319","distinct":true,"url":"https://api.github.com/repos/kraj/llvm-project/commits/9a8d477a0e00c15d6d33a52486fa931483b7f2ea"},{"sha":"0e56b0f94bfc683c5a95e96784cfc9229a730bc8","author":{"name":"Sven van Haastregt","email":"c87899f97800fb9ac456b806e5f84934b5e9c197@arm.com"},"message":"[OpenCL] Group builtin functions by prototype\n\nThe TableGen-generated file containing the function definitions can be\nreorganized to save some memory in the Clang binary.  Functions having\nthe same prototype(s) will point to a shared list of prototype(s).\n\nPatch by Pierre Gondois and Sven van Haastregt.\n\nDifferential Revision: https://reviews.llvm.org/D63557","distinct":true,"url":"https://api.github.com/repos/kraj/llvm-project/commits/0e56b0f94bfc683c5a95e96784cfc9229a730bc8"},{"sha":"9357b5d08497326a1895cab6c1d712bf12a34519","author":{"name":"serge-sans-paille","email":"acd00f5c83830e99c52df96c5ab43189d3c06b8b@redhat.com"},"message":"Revert and patch \"[Python] Remove readline module\"\n\nFix https://bugs.llvm.org/show_bug.cgi?id=43830 while avoiding polluting the\nglobal Python namespace.\n\nThis both reverts r357277 to rebundle a version of Python's readline module\nbased on libedit.\n\nHowever, this patch also provides two improvements over the previous\nimplementation:\n\n1. use PyMem_RawMalloc instead of PyMem_Malloc, as expected by PyOS_Readline\n   (prevents to segfault upon exit of interactive session)\n2. patch the readline module upon embedded interpreter loading, instead of\n   patching it globally, which should prevent any side effect on other\n   modules/packages\n3. only activate the patched module if libedit is actually linked in lldb\n\nDifferential Revision: https://reviews.llvm.org/D69793","distinct":true,"url":"https://api.github.com/repos/kraj/llvm-project/commits/9357b5d08497326a1895cab6c1d712bf12a34519"},{"sha":"f71e35dc1f3ea9b368b1d4626ee9bf7993839084","author":{"name":"Pavel Labath","email":"2375fa63e2908bb2df59f606483a3aa92321db7a@labath.sk"},"message":"lldb/breakpad: add suppport for the \"x86_64h\" architecture","distinct":true,"url":"https://api.github.com/repos/kraj/llvm-project/commits/f71e35dc1f3ea9b368b1d4626ee9bf7993839084"},{"sha":"7d9af03ff7a0d4fb6ae3ec224a0d8d7398bdbd84","author":{"name":"David Green","email":"4503caa52df5afa1c818a4a776e14b0cb7e5dc0c@arm.com"},"message":"[Scheduling][ARM] Consistently enable PostRA Machine scheduling\n\nIn the ARM backend, for historical reasons we have only some targets\nusing Machine Scheduling. The rest use the old list scheduler as they\nare using itinaries and the list scheduler seems to produce better code\n(and not crash running out of register on v6m codes). So whether to use\nthe MIScheduler or not is checked at runtime from the subtarget\nfeatures.\n\nThis is fine, except for post-ra scheduling. Whether to use the old\npost-ra list scheduler or the post-ra machine schedule is decided as the\npass manager is set up, in arms case from a newly constructed subtarget.\nUnder some situations, like LTO, this won't include the correct cpu so\ncan pick the wrong option. This can have a surprising effect on\nperformance.\n\nTo fix that, this patch overrides targetSchedulesPostRAScheduling and\naddPreSched2 in the ARM backend, adding _both_ post-ra schedulers and\npicking at runtime which to execute. To pick between the two I've had to\nadd a enablePostRAMachineScheduler() method that normally returns\nenableMachineScheduler() && enablePostRAScheduler(), which can be\noverridden to enable just one of PostRAMachineScheduler vs\nPostRAScheduler.\n\nThanks to David Penry for the identifying this problem.\n\nDifferential Revision: https://reviews.llvm.org/D69775","distinct":true,"url":"https://api.github.com/repos/kraj/llvm-project/commits/7d9af03ff7a0d4fb6ae3ec224a0d8d7398bdbd84"},{"sha":"cf581d7977c5c80e9f6cb6e304d7eb3d0792f360","author":{"name":"David Green","email":"4503caa52df5afa1c818a4a776e14b0cb7e5dc0c@arm.com"},"message":"[ARM] Always enable UseAA in the arm backend\n\nThis feature controls whether AA is used into the backend, and was\npreviously turned on for certain subtargets to help create less\nconstrained scheduling graphs. This patch turns it on for all\nsubtargets, so that they can all make use of the extra information to\nproduce better code.\n\nDifferential Revision: https://reviews.llvm.org/D69796","distinct":true,"url":"https://api.github.com/repos/kraj/llvm-project/commits/cf581d7977c5c80e9f6cb6e304d7eb3d0792f360"},{"sha":"646896a442249380f74ff404e6dd26687f3dc6d9","author":{"name":"Thomas Preud'homme","email":"1e619778faf30adc8aa5a73ee72bf64b8f85ea26@graphcore.ai"},"message":"Fix PR40644: miscompile indexed FP constant store\n\nSummary:\nFunctions replaceStoreOfFPConstant() and OptimizeFloatStore() both\nreplace store of float by a store of an integer unconditionally. However\nthis generates wrong code when the store that is replaced is an indexed\nor truncating store. This commit solves this issue by adding an early\nreturn in these functions when the store being considered is not a\nnormal store.\n\nBug was only observed on out of tree targets, hence the lack of testcase\nin this commit.\n\nReviewers: efriedma\n\nSubscribers: hiraditya, arphaman, llvm-commits\n\nTags: #llvm\n\nDifferential Revision: https://reviews.llvm.org/D68420","distinct":true,"url":"https://api.github.com/repos/kraj/llvm-project/commits/646896a442249380f74ff404e6dd26687f3dc6d9"},{"sha":"93767143147b7d765c6ce8123a4226d449228649","author":{"name":"Jonas Paulsson","email":"e9dd64ab86c0554d416df05e532621e689f9b261@linux.vnet.ibm.com"},"message":"[Clang FE]  Recognize -mnop-mcount CL option (SystemZ only).\n\nRecognize -mnop-mcount from the command line and add a function attribute\n\"mnop-mcount\"=\"true\" when passed.\n\nWhen this option is used, a nop is added instead of a call to fentry. This\nis used when building the Linux Kernel.\n\nIf this option is passed for any other target than SystemZ, an error is\ngenerated.\n\nReview: Ulrich Weigand\nhttps://reviews.llvm.org/D67763","distinct":true,"url":"https://api.github.com/repos/kraj/llvm-project/commits/93767143147b7d765c6ce8123a4226d449228649"}]}
other: {"actor":{"display_login":"kraj"}}