Nellyw888
/

VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb

Reinforcement Learning

text-generation

text-generation-inference

Model card Files Files and versions

VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb

1.52 kB

1 contributor

History: 1 commit

Nellyw888's picture

initial commit

f2d6992 verified 5 months ago

.gitattributes

1.52 kB

initial commit 5 months ago